



# DHARMSINH DESAI UNIVERSITY

NADIAD 387001.

Website: [www.ddu.ac.in](http://www.ddu.ac.in)

## TENDER NOTICE

Quotations are invited for the purchase of **VLSI Design Tool-set - Cadence Standard Bundle** for the laboratories of Department of Electronics & Communication, so as to reach the undersigned on or before **12:30 pm on 29/11/2023**.

(Dr. H. M. Desai)  
Vice Chancellor

### Major Specifications

Descriptions	User/Task	Quantity
Cadence university Standard Bundle - 3 years term-based licenses	10	1

**Specifications:** Standard Bundle Specification

Conformal® Low Power GXL
Genus™ Low Power Option, Genus™ Physical Option, Genus™ Synthesis Solution
Cadence® SKILL Development Environment
Virtuoso® Schematic Editor Verilog Interface
Virtuoso® AMS Designer Environment
Virtuoso® Schematic Editor XL
Virtuoso® ADE Assembler
Virtuoso® Layout Suite GXL
Voltus™-Fi Custom Power Integrity Solution XL
Innovus™ Mixed Signal Option
Innovus™ Hierarchical Design Option
Innovus™ Implementation System
JasperGold® Formal Verification Platform
Modus DFT Option
Modus ATPG - Distributed Base
Innovus™ DFM Option
Pcell Generator
Cadence® Pegasus™ 16nm Node
Cadence® Pegasus™ Design Rule Check
Cadence® Pegasus™ Layout vs. Schematic Check
Cadence® Pegasus™ DFM Fill
Cadence® Pegasus™ Results Viewer
Cadence® Pegasus™ Programmable Electrical Rule Check
Cadence® Pegasus™ Interactive
Cadence® Pegasus™ Design Review
Cadence® Pegasus™ User Interface
Cadence® Pegasus™ Design Review Layout and Mask Data Viewer
Cadence® Quantus™ Extraction XL
Cadence® Quantus™ Advanced Analysis GXL Option
Cadence® Quantus™ Advanced Modeling GXL Option
Sigrity™ Advanced SI II
Sigrity™ Advanced PI II SystemPI Option
Allegro® Venture PCB Designer
Spectre® RelXpert Reliability Simulator
Spectre® AMS Designer
Spectre® MMSIM with Spectre X Simulator

Tempus™ Timing Signoff Solution XL
Voltus™ IC Power Integrity Solution XL (VTS-XL)
Tempus™ Timing Signoff Solution ECO
vManager™ Project Server
vManager™ Linux Client (Quantity 5)
Xcelium™ Single Core
Xcelium™ Digital Mixed Signal Option

**Terms and Conditions:**

- The rates quoted should be inclusive of all taxes.
- The rates quoted must include all necessary packages as mentioned, freight charges, installation **and training charges**, if any.
- No advance payment will be made. 100% payment against successful installation & working demonstration.
- University will not be bound to accept the lowest quotation and reserves the right to accept or reject any or all quotations without assigning any reason whatsoever.
- Customers' Certificates indicating satisfactory performance of the similar products and after sales service and the certificate of authorized dealer may add to the merit of the quotation.

F.O.R: Dharmsinh Desai University, Nadiad

Note: The above-mentioned quantities are indicative and may deviate at the time of purchase.

The quotation should be sent to following address in sealed covers, super-scribed at top with "QUOTATION FOR VLSI DESIGN TOOL-SET - CADENCE STANDARD BUNDLE - EC DEPARTMENT" and addressed to,

**The Vice Chancellor**

Dharmsinh Desai University,

P. O. Box No. 35, College Road, Nadiad- 387001

**21-11-2023**